
# Electrostatic Damage in Electronics: Devices and Systems

William D. Greason








# Electrostatic Damage in Electronics: Devices and Systems

William D. Greason
The University of Western Ontario, Canada



# Table of Contents

		Page
Editorial	Foreword	vii
Preface		ix
Table of (	Contents	xi
List of Fi	igures	xiii
List of Ta	ables	xix
Chapter 1	Overview	1
Chapter 2	Electrostatic Principles	7
Chapter 3	Charge Generation	45
Chapter 4	ESD in Electronic Systems: Quasistatic Analysis	59
	Fire 18 lists Committee Committee Ton	
Chapter 5	ESD in Electronic Systems: Dynamic	
	Analysis	75
Chapter 6	Failure Modes in Electronic Devices	93
Chapter 7	Integrated Circuit Protection	117
Chapter 8	Electrostatic Problems in VLSI	139
Chapter 9	System Protection	153
Chapter 10	0 ESD Test Standards	183
Chapter 1	1 Static Control Program	199
Chapter 1	2 Conclusions	209

		Page
Appendix 1 List of Syn	mbols	213
References		219
Index		239

# List of Figures

		Page
Fig. 2.1	Relationship Between Potential Difference and Electric Field	15
Fig. 2.2	Electric Field Near a Uniformly Charged Sheet	17
Fig. 2.3	Electric Field Between Two Charged Sheets	18
Fig. 2.4	Comparison of Electric Fields at the Surfaces of Two Spheres at the Same Potential	21
Fig. 2.5	Insulator-Insulator Boundary with Zero Surface Charge	25
Fig. 2.6	Parallel Plate Capacitor Containing Two Dielectrics	27
Fig. 2.7	Measurement of Capacitance Coefficients  (a) Measurement of c <sub>i</sub> (b) Measurement of c <sub>i</sub>	38
Fig. 2.8	Equivalent Circuit for Self-Capacitance Coefficient Measurement	39
Fig. 3.1	System of Three Floating Conductive Objects	56
Fig. 3.2	Three Body System After Discharge	58
Fig. 4.1	Basic Two Body Problem	62
Fig. 4.2	Sphere Potentials Versus Separation - System A	66

Simplified Equivalent Circuit for Discharge Between Floating Body and Grounded Body

Ground Lead Current versus Time for a Discharge Between a Floating Charged Body and

a Grounded Body

83

85

Fig. 5.6

Fig. 5.7

Fig. 5.8	Chassis Voltage versus Time for a Discharge	
	Between a Charged Floating Body and a	
	Grounded Chassis	85
Fig. 5.9	Frequency Domain Spectrum for Model 1 Type	
	Discharge Current	89
Fig. 5.10	Frequency Domain Spectrum for Model 4 Type	
	Discharge Current	89
Fig. 5.11	Induced Voltage in Loop Conductor Due to	
	Discharge Current Through a Conductor in the	
	Vicinity	91
Fig. 5.12	Discharge From Charged Floating Body to	
	Grounded Body With an Additional Grounded Body	
	in Close Vicinity	92
	s tour teld	
Fig. 6.1	Equivalent Circuit for a Discharge from a	
	Charged Body Through a p-n Junction	98
Fig. 6.2	Basic Capacitance Divider Model	105
Fig. 6.3	Logic Diagram for D-Type Positive Edge	
115. 0.0	Triggered Flip-Flop	108
	iiiggotou iiip iiop	100
Fig. 6.4	Analog Behaviour of Mechanical and Electrical	
11g. 0.4	Breakdown	111
	Di Caraonii	111
Fig. 6.5	General Charged Human Rody Model	113
11g. 0.0	General Charged Human Body Model	113
Fig. 6.6	Changed Device Model for Ringler Device	113
rig. 0.0	Charged Device Model for Bipolar Device	113
Pig 6 7	Changed Davice Model for MCC Davice	114
Fig. 6.7	Charged Device Model for MOS Device	114

xvi			
Fig.	6.8	Floating Device Model Equivalent Circuit	115
Fig.	7.1	Ideal Protection Network	119
Fig.	7.2	Single Input/Output Device	120
Fig.	7.3	Simplified Input Gate Protection Network	122
Fig.	7.4	Phantom Emitter NPN Transistor	126
Fig.	7.5	Dual Polarity SCR Protection Circuit	127
Fig.	7.6	Distributed Resistor-Diode Network	129
Fig.	7.7	Thin Oxide Punch Through Transistor	131
Fig.	7.8	Thick Oxide Transistor with Diffused Resistor Network	131
Fig.	7.9	Typical Metal-Gate CMOS Protection Network	133
Fig.	7.10	Typical Polysilicon Gate CMOS Protection Network	134
Fig.	7.11	Integrated Spark Gap Protection Element	135
Fig.	7.12	VMOS Protection Device Schematic	136
Fig.	8.1	Staggered Contact Arrangement	143
Fig.	8.2	DIFIDW Protection Circuit	144
Fig.	8.3	VLSI Protection Network Schematic	145

Fig. 8.4 Cross-Sectional View of a CMOS Inverter

148

			xvii
Fig.	8.5	Lumped-Equivalent Circuit for Latch-Up	148
Fig.	8.6	Partitioned Circuit Design	150
Fig.	8.7	Concept of Three Dimensional Integrated Protection	150
			150
Fig.	9.1	Typical Noise Path	154
Fig.	9.2	Typical Electronic System	156
Fig.	9.3	Transient Suppressor Equivalent Circuit	160
285		ig.s Wuftiple Discharge 680 Model.	
Fig.	9.4	Metal Oxide Varistor Equivalent Circuit	161
Fig.	9.5	Silicon Transient Suppressor Equivalent	
		Circuit and not analyses equatoring technic some	163
Fig.	9.6	Zero Inductance Silicon Transient Suppressor	163
Fig.	9.7	Application of Gas Surge Arrester	164
Fig.	9.8	Keyboard Spark Collector Design	165
Fig.	9.9	Dip Switch Spark Collector	165
Fig.	9.10	Capacitance Modelling for Electric Field	
		Coupling Between Two Conductors	170
Fig.	9.11	Straight Line Approximation for Induced Voltage $\mathbf{V}_2$ Versus Frequency	170
Fig.	9.12	Voltage Induced in a Closed Loop by Magnetic	171

xvii	i		
Fig.	10.1	Charged Device Model Test Method	184
Fig.	10.2	Standard Human Body Model Test Circuit	185
Fig.	10.3	General Equivalent Circuit for ESD Source	189
Fig.	10.4	ESD Current Measurement Using a Current	
		Viewing Resistor Assembly	191
Fig.	10.5	ESD Current Measurement Using a Current	
		Transformer	192
	10.0	Market Distance Box W. L.	100
Fig.	10.6	Multiple Discharge ESD Model	192
Fig.	10.7	Dual RLC ESD Model	194
n.	10.0	The Late 1 and the same of the late 1 and	105
rig.	10.8	Typical Discharge Waveform for Dual RLC Model	195
Fig.	10.9	Reference Waveform with Tolerance Mask	198
Fig.	11.1	ESD Grounded Workstation	201
Fig.	11.2	Test Apparatus to Measure Shielding Ability	206

Fig. 11.3 Inclined Roll Method for Evaluating Film

207

Anti-staticity

## List of Tables

			Page
Table	3.1	Effective Work Functions for Some Insulators	47
Table	4.1	Definition of Conductor Subsystems	65
Table	4.2	Energy Calculations for System A and System B	70
Table	10.1	Classification of Voltage Susceptibility Levels	186
Table	10.2	Component Values for ESD Equivalent Circuit	189

### Index

boundary conditions, 24 capacitance, 28

- examples, 28-32

capacitance coefficients, 34

- measurement, 36-39

charge, 8

charge generation, 45-50

charged device model, 112

D-field, 16

dielectrics, 22-24

dielectric breakdown, 103-106

dielectric strength, 21

direct damage, 94

E-field, 9, 14-15

- examples, 10-11, 20, 25-27

electric field coupling, 168-169

EMI, 86

energy, 39-40

- examples, 40-41

energy related failure mechanisms, 94-100

failure analysis, 115

fault tolerant systems, 179-182

field induced model, 112-114

figure of merit, 65

floating device model, 112

force, 8

frequency domain spectra, 87

Gauss' law, 16

- application, 16-19

gaseous arc breakdown, 106

Green's reciprocation theorem, 33

- examples, 51-53

grounding, 178-179

human body

- charging, 53-54
- models, 54-55, 111

indirect damage, 107-109

induction charging, 48-49

latch-up, 146-149

latent damage, 109-111

magnetic field coupling, 169-171

metallization failure, 101

polarization, 22

potential, 11-12

potential coefficients, 33

power related failure mechanisms, 94-100

protection elements, discrete

- series, 159
- shunt. 159-166

protection elements, integrated

- series, 128
- shunt, 129

protection networks, integrated, 117-125

- bipolar, 125
- CMOS, 132
- CMOS/SOS, 133
- NMOS. 127
- VMOS. 134

relaxation time, 23

resistivity

- surface, 23
- volume, 23

secondary discharge, 55-58 series discharge, 55-58 shielding, 172-178

### static control program

- protected areas, 200-203
- protective packaging, 203-207
- case studies, 208

### system protection

- direct effect, 155-158
- indirect effect, 166-168

### test standards

- device, 183-187
- system, 187-197

### two sphere model

- quasistatic analysis, 59-71
- dynamic analysis, 75-84

### triboelectrification, 45

### VLSI

- failure modes, 140-144
- protection, 144-146

voltage related failure mechanisms, 103-107 WARP, 88

### work function

- insulator, 47