


Second Edition

The Art of

ANALOG LAYOUT



Alan Hastings

Contents

Preface to the Second Edition xvii

Preface to the First Edition xix

Acknowledgments xxi

2.5	Silicon Deposition and Etching	57
2.5.1.	Epitaxy	57
2.5.2.	Polysilicon Deposition	59
2.5.3.	Dielectric Isolation	60
2.6	Metallization	62
2.6.1.	Deposition and Removal of Aluminum	63
2.6.2.	Refractory Barrier Metal	65
2.6.3.	Silicidation	67
2.6.4.	Interlevel Oxide, Interlevel Nitride, and Protective Overcoat	69
2.6.5.	Copper Metallization	71
2.7	Assembly	73
2.7.1.	Mount and Bond	74
2.7.2.	Packaging	77
2.8	Summary	78
2.9	Exercises	78

3 Representative Processes 80

3.1	Standard Bipolar	81
3.1.1.	Essential Features	81
3.1.2.	Fabrication Sequence	82
	Starting Material	82
	N-Buried Layer	82
	Epitaxial Growth	83
	Isolation Diffusion	83
	Deep-N+	83
	Base Implant	84
	Emitter Diffusion	84
	Contact	85
	Metalization	85
	Protective Overcoat	86
3.1.3.	Available Devices	86
	NPN Transistors	86
	PNP Transistors	88
	Resistors	90
	Capacitors	92
3.1.4.	Process Extensions	93
	Up-Down Isolation	93
	Double-Level Metal	94
	Schottky Diodes	94
	High-Sheet Resistors	94
	Super-Beta Transistors	96
3.2	Polysilicon-Gate CMOS	96
3.2.1.	Essential Features	97
3.2.2.	Fabrication Sequence	98
	Starting Material	98
	Epitaxial Growth	98
	N-Well Diffusion	98
	Inverse Moat	99
	Channel Stop Implants	100
	LOCOS Processing and Dummy Gate Oxidation	100
	Threshold Adjust	101

3.2.3.	<i>Polysilicon Deposition and Patterning</i>	102
3.2.4.	<i>Source/Drain Implants</i>	102
3.2.5.	<i>Contacts</i>	103
3.2.6.	<i>Metallization</i>	103
3.2.7.	<i>Protective Overcoat</i>	103
3.2.8.	3.2.3. Available Devices	104
3.2.9.	<i>NMOS Transistors</i>	104
3.2.10.	<i>PMOS Transistors</i>	106
3.2.11.	<i>Substrate PNP Transistors</i>	107
3.2.12.	<i>Resistors</i>	107
3.2.13.	<i>Capacitors</i>	109
3.2.14.	3.2.4. Process Extensions	109
3.2.15.	<i>Double-Level Metal</i>	110
3.2.16.	<i>Shallow Trench Isolation</i>	110
3.2.17.	<i>Silicidation</i>	111
3.2.18.	<i>Lightly Doped Drain (LDD) Transistors</i>	112
3.2.19.	<i>Extended-Drain, High-Voltage Transistors</i>	113
3.3.	3.3. Analog BiCMOS	114
3.3.1.	<i>Essential Features</i>	115
3.3.2.	<i>Fabrication Sequence</i>	116
3.3.3.	<i>Starting Material</i>	116
3.3.4.	<i>N-Buried Layer</i>	116
3.3.5.	<i>Epitaxial Growth</i>	117
3.3.6.	<i>N-Well Diffusion and Deep-N+</i>	117
3.3.7.	<i>Base Implant</i>	118
3.3.8.	<i>Inverse Moat</i>	118
3.3.9.	<i>Channel Stop Implants</i>	119
3.3.10.	<i>LOCOS Processing and Dummy Gate Oxidation</i>	119
3.3.11.	<i>Threshold Adjust</i>	119
3.3.12.	<i>Polysilicon Deposition and Pattern</i>	120
3.3.13.	<i>Source/Drain Implants</i>	120
3.3.14.	<i>Metallization and Protective Overcoat</i>	120
3.3.15.	<i>Process Comparison</i>	121
3.3.16.	3.3.3. Available Devices	121
3.3.17.	<i>NPN Transistors</i>	121
3.3.18.	<i>PNP Transistors</i>	123
3.3.19.	<i>Resistors</i>	125
3.3.20.	3.3.4. Process Extensions	125
3.3.21.	<i>Advanced Metal Systems</i>	126
3.3.22.	<i>Dielectric Isolation</i>	126
3.4.	3.4. Summary	130
3.5.	3.5. Exercises	131

4 Failure Mechanisms 133

4.1	4.1 Electrical Overstress	133
4.1.1.	<i>Electrostatic Discharge (ESD)</i>	134
4.1.2.	<i>Effects</i>	135
4.1.3.	<i>Preventative Measures</i>	135
4.1.4.	<i>Electromigration</i>	136
4.1.5.	<i>Effects</i>	136
4.1.6.	<i>Preventative Measures</i>	137

4.1.3.	Dielectric Breakdown Effects Preventative Measures	138 138 139
4.1.4.	The Antenna Effect Effects Preventative Measures	141 141 142
4.2	Contamination	143
4.2.1.	Dry Corrosion Effects Preventative Measures	144 144 145
4.2.2.	Mobile Ion Contamination Effects Preventative Measures	145 145 146
4.3	Surface Effects	148
4.3.1.	Hot Carrier Injection Effects Preventative Measures	148 148 150
4.3.2.	Zener Walkout Effects Preventative Measures	151 151 152
4.3.3.	Avalanche-Induced Beta Degradation Effects Preventative Measures	153 153 154
4.3.4.	Negative Bias Temperature Instability Effects Preventative Measures	154 155 155
4.3.5.	Parasitic Channels and Charge Spreading Effects Preventative Measures (Standard Bipolar) Preventative Measures (CMOS and BiCMOS)	156 156 159 162
4.4	Parasitics	164
4.4.1.	Substrate Debiasing Effects Preventative Measures	165 166 167
4.4.2.	Minority-Carrier Injection Effects Preventative Measures (Substrate Injection) Preventative Measures (Cross-Injection)	169 169 172 178
4.4.3.	Substrate Influence Effects Preventative Measures	180 180 180
4.5	Summary	183
4.6	Exercises	183
5	Resistors	185
5.1	Resistivity and Sheet Resistance	185
5.2	Resistor Layout	187
5.3	Resistor Variability	191
5.3.1.	Process Variation	191
5.3.2.	Temperature Variation	192

5.3.3. Nonlinearity	193	Diode Resistors	347	25. Currents of Mismatches	257	
5.3.4. Contact Resistance	196	Resistor Parasitics	201	25. Random Number	253	
5.4	Resistor Parasitics	197	25.2. Capacitors	258	25.3. Currents	258
5.5	Comparison of Available Resistors	200	25.4. Resistors	260	25.5. Process Bias	262
5.5.1. Base Resistors	200	25.6. Polarization-Dependent Resistors	262	25.7. Resistors Only	262	
5.5.2. Emitter Resistors	201	25.8. Early Rate Asymmetries	262	25.9. Diagonal Polarization	262	
5.5.3. Base Pinch Resistors	202	25.10. Diagonal Polarization	262	25.11. Hybrid Resistors	262	
5.5.4. High-Sheet Resistors	202	25.12. Diagonal Polarization	262	25.13. Mechanical Stress and Pressure	262	
5.5.5. Epi Pinch Resistors	205	25.14. Surface Conductors	262	25.15. Stress Breakdown	262	
5.5.6. Metal Resistors	206	25.16. Gate Oxide and Conductors	262	25.17. Gate Oxide	262	
5.5.7. Poly Resistors	208	25.18. Common-Current Drift	262	25.19. Layered Oxide	262	
5.5.8. NSD and PSD Resistors	211	25.20. Junction Conductance	262	25.21. Layered Oxide	262	
5.5.9. N-Well Resistors	211	25.22. Junction Conductance	262	25.23. Layered Oxide	262	
5.5.10. Thin-Film Resistors	212	25.24. Junction Conductance	262	25.25. Layered Oxide	262	
5.6	Adjusting Resistor Values	213	25.26. Junction Conductance	262	25.27. Layered Oxide	262
5.6.1. Tweaking Resistors	213	25.28. Junction Conductance	262	25.29. Layered Oxide	262	
<i>Sliding Contacts</i>	214	25.30. Junction Conductance	262	25.31. Layered Oxide	262	
<i>Sliding Heads</i>	215	25.32. Junction Conductance	262	25.33. Layered Oxide	262	
<i>Trombone Slides</i>	215	25.34. Junction Conductance	262	25.35. Layered Oxide	262	
<i>Metal Options</i>	215	25.36. Junction Conductance	262	25.37. Layered Oxide	262	
5.6.2. Trimming Resistors	216	25.38. Junction Conductance	262	25.39. Layered Oxide	262	
<i>Fuses</i>	216	25.40. Junction Conductance	262	25.41. Layered Oxide	262	
<i>Zener Zaps</i>	219	25.42. Junction Conductance	262	25.43. Layered Oxide	262	
<i>EPROM Trims</i>	221	25.44. Junction Conductance	262	25.45. Layered Oxide	262	
<i>Laser Trims</i>	222	25.46. Junction Conductance	262	25.47. Layered Oxide	262	
5.7	Summary	223	25.48. Junction Conductance	262	25.49. Layered Oxide	262
5.8	Exercises	224	25.50. Junction Conductance	262	25.51. Layered Oxide	262

6 Capacitors and Inductors 226

6.1 Capacitance 226

6.1.1. Capacitor Variability	232	8. Bipolar Junctions	305	8.1. Bipolar Junctions	305	
<i>Process Variation</i>	232	8.2. Heat Roll-off	308	8.2.1. Heat Roll-off	308	
<i>Voltage Modulation and Temperature Variation</i>	233	8.3. Acoustic Resonance	310	8.3.1. Acoustic Resonance	310	
6.1.2. Capacitor Parasitics	235	8.4. Junction Resonance and Resonators	311	8.4.1. Junction Resonance in NMOS Resonators	311	
6.1.3. Comparison of Available Capacitors	237	8.5. Resonators in Bipolar Transistors	312	8.5.1. Resonators in Bipolar Transistors	312	
<i>Base-Emitter Junction Capacitors</i>	237	8.6. Parameters of Bipolar Transistors	312	8.6.1. Parameters of Bipolar Transistors	312	
<i>MOS Capacitors</i>	239	8.7. Signaling Bipolar Transistors	312	8.7.1. Signaling Bipolar Transistors	312	
<i>Poly-Poly Capacitors</i>	241	8.8. Junction Resonance in NMOS Transistors	312	8.8.1. Junction Resonance in NMOS Transistors	312	
<i>Stack Capacitors</i>	243	8.9. Signaling Bipolar Transistors	312	8.9.1. Signaling Bipolar Transistors	312	
10.1 Diodes	10.1.1. Lateral Flux Capacitors	245	8.10. Signaling Bipolar Transistors	312	8.10.1. Signaling Bipolar Transistors	312
10.1.1. Lateral Flux Capacitors	245	8.11. Signaling Bipolar Transistors	312	8.11.1. Signaling Bipolar Transistors	312	
10.1.1.1. High-Permittivity Capacitors	246	8.12. Signaling Bipolar Transistors	312	8.12.1. Signaling Bipolar Transistors	312	

6.2 Inductance 246

6.2.1. Inductor Parasitics	248	8.13. Concentration of Small-Junction VTF Transistors	313	8.13.1. Concentration of Small-Junction VTF Transistors	313
6.2.2. Inductor Construction	250	8.14. High-Volume Bipolar Transistors	313	8.14.1. High-Volume Bipolar Transistors	313
<i>Guidelines for Integrating Inductors</i>	251	8.15. CMOS 200 nm BiCMOS Supply-Side	313	8.15.1. CMOS 200 nm BiCMOS Supply-Side	313

6.3 Summary 252

6.4 Exercises 253

7 Matching of Resistors and Capacitors 254

7.1 Measuring Mismatch 254

7.2	Causes of Mismatch	257
7.2.1.	Random Variation	257
	<i>Capacitors</i>	258
	<i>Resistors</i>	258
7.2.2.	Process Biases	260
7.2.3.	Interconnection Parasitics	261
7.2.4.	Pattern Shift	263
7.2.5.	Etch Rate Variations	265
7.2.6.	Photolithographic Effects	267
7.2.7.	Diffusion Interactions	268
7.2.8.	Hydrogenation	270
7.2.9.	Mechanical Stress and Package Shift	271
7.2.10.	Stress Gradients	274
	<i>Piezoresistivity</i>	274
	<i>Gradients and Centroids</i>	275
	<i>Common-Centroid Layout</i>	277
	<i>Location and Orientation</i>	281
7.2.11.	Temperature Gradients and Thermoelectrics	283
	<i>Thermal Gradients</i>	285
	<i>Thermoelectric Effects</i>	287
7.2.12.	Electrostatic Interactions	288
	<i>Voltage Modulation</i>	288
	<i>Charge Spreading</i>	292
	<i>Dielectric Polarization</i>	293
	<i>Dielectric Relaxation</i>	294
7.3	Rules for Device Matching	295
7.3.1.	Rules for Resistor Matching	296
7.3.2.	Rules for Capacitor Matching	300
7.4	Summary	303
7.5	Exercises	304

8 Bipolar Transistors 306

8.1	Topics in Bipolar Transistor Operation	306
8.1.1.	Beta Rolloff	308
8.1.2.	Avalanche Breakdown	308
8.1.3.	Thermal Runaway and Secondary Breakdown	310
8.1.4.	Saturation in NPN Transistors	312
8.1.5.	Saturation in Lateral PNP Transistors	315
8.1.6.	Parasitics of Bipolar Transistors	318
8.2	Standard Bipolar Small-Signal Transistors	320
8.2.1.	The Standard Bipolar NPN Transistor	320
	<i>Construction of Small-Signal NPN Transistors</i>	322
8.2.2.	The Standard Bipolar Substrate PNP Transistor	326
	<i>Construction of Small-Signal Substrate PNP Transistors</i>	328
8.2.3.	The Standard Bipolar Lateral PNP Transistor	330
	<i>Construction of Small-Signal Lateral PNP Transistors</i>	332
8.2.4.	High-Voltage Bipolar Transistors	337
8.2.5.	Super-Beta NPN Transistors	340
8.3	CMOS and BiCMOS Small-Signal Bipolar Transistors	341
8.3.1.	CMOS PNP Transistors	341
8.3.2.	Shallow-Well Transistors	345

8.3.3.	Analog BiCMOS Bipolar Transistors	347
8.3.4.	Fast Bipolar Transistors	349
8.3.5.	Polysilicon-Emitter Transistors	351
8.3.6.	Oxide-Isolated Transistors	354
8.3.7.	Silicon-Germanium Transistors	356
8.4	Summary	358
8.5	Exercises	358

9 Applications of Bipolar Transistors 360

9.1	Power Bipolar Transistors	361
9.1.1.	Failure Mechanisms of NPN Power Transistors	362
	<i>Emitter Debiasing</i>	362
	<i>Thermal Runaway and Secondary Breakdown</i>	364
	<i>Kirk Effect</i>	366
9.1.2.	Layout of Power NPN Transistors	368
	<i>The Interdigitated-Emitter Transistor</i>	369
	<i>The Wide-Emitter Narrow-Contact Transistor</i>	371
	<i>The Christmas-Tree Device</i>	372
	<i>The Cruciform-Emitter Transistor</i>	373
	<i>Power Transistor Layout in Analog BiCMOS</i>	374
	<i>Selecting a Power Transistor Layout</i>	376
9.1.3.	Power PNP Transistors	376
9.1.4.	Saturation Detection and Limiting	378
9.2	Matching Bipolar Transistors	381
9.2.1.	Random Variations	382
9.2.2.	Emitter Degeneration	384
9.2.3.	NBL Shadow	386
9.2.4.	Thermal Gradients	387
9.2.5.	Stress Gradients	391
9.2.6.	Filler-Induced Stress	393
9.2.7.	Other Causes of Systematic Mismatch	395
9.3	Rules for Bipolar Transistor Matching	396
9.3.1.	Rules for Matching Vertical Transistors	397
9.3.2.	Rules for Matching Lateral Transistors	402
9.4	Summary	402
9.5	Exercises	403

10 Diodes 406

10.1	Diodes in Standard Bipolar	406
10.1.1.	Diode-Connected Transistors	406
10.1.2.	Zener Diodes	409
	<i>Surface Zener Diodes</i>	410
	<i>Buried Zeners</i>	412
10.1.3.	Schottky Diodes	415
10.1.4.	Power Diodes	420
10.2	Diodes in CMOS and BiCMOS Processes	422
10.2.1.	CMOS Junction Diodes	422
10.2.2.	CMOS and BiCMOS Schottky Diodes	423
10.3	Matching Diodes	425
10.3.1.	Matching PN Junction Diodes	425

10.3.2. Matching Zener Diodes	426	10.3.3. Matching Schottky Diodes	428	10.4 Summary	428	10.5 Exercises	429
11 Field-Effect Transistors 430							
11.1 Topics in MOS Transistor Operation	431	11.1.1. Modeling the MOS Transistor	431	<i>Device Transconductance</i>	432	<i>Threshold Voltage</i>	434
11.1.2. Parasitics of MOS Transistors	438	<i>Breakdown Mechanisms</i>	440	<i>CMOS Latchup</i>	442	<i>Leakage Mechanisms</i>	443
11.2 Constructing CMOS Transistors	446	11.2.1. Coding the MOS Transistor	447	<i>Width and Length</i>	448	11.2.2. N-Well and P-Well Processes	449
11.2.3. Channel Stop Implants	452	11.2.4. Threshold Adjust Implants	453	11.2.5. Scaling the Transistor	456	11.2.6. Variant Structures	459
11.2.7. Backgate Contacts	464	<i>Serpentine Transistors</i>	461	<i>Annular Transistors</i>	462	11.3 Floating-Gate Transistors	467
11.3.1. Principles of Floating-Gate Transistor Operation	469	11.3.2. Single-Poly EEPROM Memory	472	11.4 The JFET Transistor	474		
11.4.1. Modeling the JFET	474	11.4.2. JFET Layout	476	11.5 Summary	479	11.6 Exercises	479
12 Applications of MOS Transistors 482							
12.1 Extended-Voltage Transistors	482	12.1.1. LDD and DDD Transistors	483	12.1.2. Extended-Drain Transistors	486	<i>Extended-Drain NMOS Transistors</i>	487
						<i>Extended-Drain PMOS Transistors</i>	488
						12.1.3. Multiple Gate Oxides	489
12.2 Power MOS Transistors	491	12.2.1. MOS Safe Operating Area	492	<i>Electrical SOA</i>	493	<i>Electrothermal SOA</i>	496
						<i>Rapid Transient Overload</i>	497
						12.2.2. Conventional MOS Power Transistors	498
						<i>The Rectangular Device</i>	499
						<i>The Diagonal Device</i>	500
						<i>Computation of R_M</i>	501

<p>12.2.3. DMOS Transistors 505 <i>The Lateral DMOS Transistor</i> 506 <i>RESURF Transistors</i> 508 <i>The DMOS NPN</i> 510</p> <p>12.3 MOS Transistor Matching 511</p> <ul style="list-style-type: none"> 12.3.1. Geometric Effects 513 <i>Gate Area</i> 513 <i>Gate Oxide Thickness</i> 514 <i>Channel Length Modulation</i> 515 <i>Orientation</i> 515 12.3.2. Diffusion and Etch Effects 516 <i>Polysilicon Etch Rate Variations</i> 516 <i>Diffusion Penetration of Polysilicon</i> 517 <i>Contacts Over Active Gate</i> 518 <i>Diffusions Near the Channel</i> 518 <i>PMOS versus NMOS Transistors</i> 519 12.3.3. Hydrogenation 520 <i>Fill Metal and MOS Matching</i> 521 12.3.4. Thermal and Stress Effects 521 <i>Oxide Thickness Gradients</i> 522 <i>Stress Gradients</i> 522 <i>Thermal Gradients</i> 522 12.3.5. Common-Centroid Layout of MOS Transistors 523 <p>12.4 Rules for MOS Transistor Matching 528</p> <p>12.5 Summary 531</p> <p>12.6 Exercises 531</p>	<p>13.1 Merged Devices 534</p> <ul style="list-style-type: none"> 13.1.1. Flawed Device Mergers 535 13.1.2. Successful Device Mergers 539 13.1.3. Low-Risk Merged Devices 541 13.1.4. Medium-Risk Merged Devices 542 13.1.5. Devising New Merged Devices 544 13.1.6. The Role of Merged Devices in Analog BiCMOS 544 <p>13.2 Guard Rings 545</p> <ul style="list-style-type: none"> 13.2.1. Standard Bipolar Electron Guard Rings 546 13.2.2. Standard Bipolar Hole Guard Rings 547 13.2.3. Guard Rings in CMOS and BiCMOS Designs 548 <p>13.3 Single-level Interconnection 551</p> <ul style="list-style-type: none"> 13.3.1. Mock Layouts and Stick Diagrams 551 13.3.2. Techniques for Crossing Leads 553 13.3.3. Types of Tunnels 555 <p>13.4 Constructing the Padding 557</p> <ul style="list-style-type: none"> 13.4.1. Scribe Streets and Alignment Markers 557 13.4.2. Bondpads, Trimpads, and Testpads 558 <p>13.5 ESD Structures 562</p> <ul style="list-style-type: none"> 13.5.1. Zener Clamp 563 13.5.2. Two-Stage Zener Clamps 565
--	---

- 13.5.3. Buffered Zener Clamp 566
- 13.5.4. V_{CES} Clamp 568
- 13.5.5. V_{ECS} Clamp 569
- 13.5.6. Antiparallel Diode Clamps 570
- 13.5.7. Grounded-Gate NMOS Clamps 570
- 13.5.8. CDM Clamps 572
- 13.5.9. Lateral SCR Clamps 573
- 13.5.10. Selecting ESD Structures 575
- 13.6 Exercises 578

14 Assembling the Die 581

- 14.1 Die Planning 581
 - 14.1.1. Cell Area Estimation 582
 - Resistors 582
 - Capacitors 582
 - Vertical Bipolar Transistors 583
 - Lateral PNP Transistors 583
 - MOS Transistors 583
 - MOS Power Transistors 584
 - Computing Cell Area 584
 - 14.1.2. Die Area Estimation 584
 - 14.1.3. Gross Profit Margin 587
- 14.2 Floorplanning 588
- 14.3 Top-Level Interconnection 594
 - 14.3.1. Principles of Channel Routing 594
 - 14.3.2. Special Routing Techniques 596
 - Kelvin Connections 597
 - Noisy Signals and Sensitive Signals 598
 - 14.3.3. Electromigration 600
 - 14.3.4. Minimizing Stress Effects 603
- 14.4 Conclusion 604
- 14.5 Exercises 605

Appendices

- A. Table of Acronyms Used in the Text 607
- B. The Miller Indices of a Cubic Crystal 611
- C. Sample Layout Rules 614
- D. Mathematical Derivations 622
- E. Sources for Layout Editor Software 627

Index 628