


# HANDBOOK OF LOGIC CIRCUITS

**JOHN D. LENK**

*Consulting Technical Writer*



*Reston Publishing Company, Inc., Reston, Virginia*

# CONTENTS

## 1. INTRODUCTION TO LOGIC DESIGN

1

- 1-1 Defining Logical Algebra, 2
- 1-2 The States and Quantities of Logical Algebra, 2
- 1-3 Logical Algebra Notation, 3
- 1-4 Operations in Logical Algebra, 5
- 1-5 Symbols in Logical Algebra, 5
- 1-6 Truth Tables, 6
- 1-7 Positive and Negative Logic, 7
- 1-8 The AND Function, 9
- 1-9 The OR Function, 11
- 1-10 The AND-OR Function, 13
- 1-11 The NOT Function, 14
- 1-12 The NAND Function, 15
- 1-13 The NOR Function, 17
- 1-14 The EXCLUSIVE OR and EXCLUSIVE NOR Functions, 19
- 1-15 Basic Logic Elements and Symbols, 20
- 1-16 Modification and Identification of Logic Symbols, 24
- 1-17 Implementing Basic Functions, 28
- 1-18 Combinational and Sequential Logic Networks, 30
- 1-19 Basic Design Procedure for Combinational Networks, 31
- 1-20 Basic Design for Sequential Networks, 42
- 1-21 Logic Forms, 45
- 1-22 Field Effect Transistors in Logic Circuits, 54

<b>2.</b>	<b>COMBINATIONAL NETWORKS AND COMPLEX FUNCTIONS</b>	<b>57</b>
2-1	Decoder Networks, 57	
2-2	Encoder Networks, 77	
2-3	Universal Function Generator, 81	
2-4	Parity and Comparator Networks, 83	
2-5	Data Distributors and Selectors, 93	
2-6	Adder Circuits, 101	
2-7	Subtractor Circuits, 111	
<b>3.</b>	<b>FLIP-FLOP AND MULTIVIBRATOR CIRCUITS</b>	<b>114</b>
3-1	Logic FF Forms, 114	
3-2	Double-Rail FF, 121	
3-3	D-Type FF (Single-Rail FF), 123	
3-4	Toggle FF, 125	
3-5	Double-Rank FF, 126	
3-6	JK Master-Slave FF (With PRESET), 127	
3-7	Combined RS and JK FF, 130	
3-8	JK FF with Second Clock Input, 134	
3-9	High-Speed JK FF, 138	
3-10	NOR Gate Master-Slave FF, 139	
3-11	JK FF with Negative Edge Clock, 142	
3-12	JK FF with Positive Edge Clock, 144	
3-13	D-type FF with Positive Edge Clock, 146	
3-14	AND Input $J\bar{J}-K\bar{K}$ FF, 146	
3-15	Pulse Forming Multivibrator, 147	
3-16	Astable Multivibrator, 149	
3-17	Monostable MV Circuits, 150	
3-18	ECL Gate Monostable MV Circuits, 150	
3-19	One-Shot MV Controlled by RC Time Constant, 159	
<b>4.</b>	<b>COUNTER CIRCUITS</b>	<b>161</b>
4-1	Basic Design of Ripple or Serial Counters, 161	
4-2	Ripple Counters, 171	
4-3	Synchronous Counters, 183	
4-4	Shift Counters, 204	
4-5	Universal Counter Equations, 206	
4-6	Universal Counter Circuit, 210	

<b>5. REGISTERS, SHIFT ELEMENTS, AND MISCELLANEOUS CIRCUITS</b>	<b>218</b>
5-1 Storage Registers, 219	
5-2 Basic Shift Registers, 221	
5-3 Shift Registers with Multiple Functions, 223	
5-4 Sixteen-Bit Shift Register, 231	
5-5 Four-Bit Shift Register and Typical Applications, 237	
5-6 Using Shift Registers as Pulse Delay Networks, 248	
5-7 Clock Wave Form Circuits, 253	
5-8 Crystal Oscillator for Logic Circuits, 254	
5-9 Period Selector, 255	
5-10 Contact Bounce Eliminator, 256	
5-11 Latch Circuits, 257	
<b>APPENDIX</b>	<b>260</b>
A-1 Binary Number System, 260	
A-2 Binary Coded Decimal and Other Special Logic Codes, 266	
A-3 Symbols, Notation, and Equations Used in Boolean Algebra, 267	
A-4 Venn Diagrams, 267	
A-5 Veitch Diagrams, 269	
A-6 Karnaugh Maps, 273	
A-7 Logic Symbols for Positive and Negative Logic, 284	
A-8 Summary of Truth Tables, 285	
A-9 General Design Considerations for Logic Circuits, 285	
A-10 Testing Logic Circuits, 286	
<b>INDEX</b>	<b>303</b>