

Digital Principles and Design

Donald D. Givone

University at Buffalo

The State University of New York



Tata McGraw-Hill Publishing Company Limited

NEW DELHI

McGraw-Hill Offices

New Delhi New York St Louis San Francisco Auckland Bogotá Caracas
Kuala Lumpur Lisbon London Madrid Mexico City Milan Montreal
San Juan Santiago Singapore Sydney Tokyo Toronto

CONTENTS

Preface xiii

Chapter 1

Introduction 1

- 1.1 The Digital Age 1
- 1.2 Analog and Digital Representations of Information 2
- 1.3 The Digital Computer 2
 - 1.3.1 The Organization of a Digital Computer 3
 - 1.3.2 The Operation of a Digital Computer 5
- 1.4 An Overview 5

Chapter 2

Number Systems, Arithmetic, and Codes 7

- 2.1 Positional Number Systems 7
- 2.2 Counting in a Positional Number System 9
- 2.3 Basic Arithmetic Operations 11
 - 2.3.1 Addition 11
 - 2.3.2 Subtraction 11
 - 2.3.3 Multiplication 14
 - 2.3.4 Division 16
- 2.4 Polynomial Method of Number Conversion 16
- 2.5 Iterative Method of Number Conversion 19
 - 2.5.1 Iterative Method for Converting Integers 20
 - 2.5.2 Verification of the Iterative Method for Integers 21
 - 2.5.3 Iterative Method for Converting Fractions 22

2.5.4 Verification of the Iterative Method for Fractions 23

2.5.5. A Final Example 23

- 2.6 Special Conversion Procedures 24
- 2.7. Signed Numbers and Complements 26
- 2.8 Addition and Subtraction with r 's-Complements 31
 - 2.8.1 Signed Addition and Subtraction 33
- 2.9 Addition and Subtraction with $(r - 1)$'s-Complements 36
 - 2.9.1 Signed Addition and Subtraction 39
- 2.10 Codes 41
 - 2.10.1 Decimal Codes 41
 - 2.10.2 Unit-Distance Codes 44
 - 2.10.3 Alphanumeric Codes 46
- 2.11 Error Detection 48
- 2.12 Error Correction 50
 - 2.12.1 Hamming Code 51
 - 2.12.2 Single-Error Correction plus Double-Error Detection 54
 - 2.12.3 Check Sum Digits for Error Correction 54
- Problems 55

Chapter 3

Boolean Algebra and Combinational Networks 61

- 3.1 Definition of a Boolean Algebra 62
 - 3.1.1 Principle of Duality 63
- 3.2 Boolean Algebra Theorems 63
- 3.3 A Two-Valued Boolean Algebra 70
- 3.4 Boolean Formulas and Functions 73
 - 3.4.1 Normal Formulas 75

- 3.5 Canonical Formulas 76
 - 3.5.1 Minterm Canonical Formulas 76
 - 3.5.2 m -Notation 78
 - 3.5.3 Maxterm Canonical Formulas 80
 - 3.5.4 M -Notation 81
- 3.6 Manipulations of Boolean Formulas 83
 - 3.6.1 Equation Complementation 83
 - 3.6.2 Expansion about a Variable 84
 - 3.6.3 Equation Simplification 84
 - 3.6.4 The Reduction Theorems 86
 - 3.6.5 Minterm Canonical Formulas 87
 - 3.6.6 Maxterm Canonical Formulas 88
 - 3.6.7 Complements of Canonical Formulas 89
- 3.7 Gates and Combinational Networks 91
 - 3.7.1 Gates 92
 - 3.7.2 Combinational Networks 92
 - 3.7.3 Analysis Procedure 93
 - 3.7.4 Synthesis Procedure 94
 - 3.7.5 A Logic Design Example 95
- 3.8 Incomplete Boolean Functions and Don't-Care Conditions 97
 - 3.8.1 Describing Incomplete Boolean Functions 99
 - 3.8.2 Don't-Care Conditions in Logic Design 99
- 3.9 Additional Boolean Operations and Gates 101
 - 3.9.1 The Nand-Function 102
 - 3.9.2 The Nor-Function 103
 - 3.9.3 Universal Gates 103
 - 3.9.4 Nand-Gate Realizations 105
 - 3.9.5 Nor-Gate Realizations 108
 - 3.9.6 The Exclusive-Or-Function 111
 - 3.9.7 The Exclusive-Nor-Function 113
- 3.10 Gate Properties 113
 - 3.10.1 Noise Margins 115
 - 3.10.2 Fan-Out 116
 - 3.10.3 Propagation Delays 117
 - 3.10.4 Power Dissipation 118

Chapter 4

Simplification of Boolean Expressions 127

- 4.1 Formulation of the Simplification Problem 127
 - 4.1.1 Criteria of Minimality 128
 - 4.1.2 The Simplification Problem 129
- 4.2 Prime Implicants and Irredundant Disjunctive Expressions 129
 - 4.2.1 Implies 129
 - 4.2.2 Subsumes 130
 - 4.2.3 Implicants and Prime Implicants 131
 - 4.2.4 Irredundant Disjunctive Normal Formulas 133
- 4.3 Prime Implicates and Irredundant Conjunctive Expressions 133
- 4.4 Karnaugh Maps 135
 - 4.4.1 One-Variable and Two-Variable Maps 135
 - 4.4.2 Three-Variable and Four-Variable Maps 136
 - 4.4.3 Karnaugh Maps and Canonical Formulas 138
 - 4.4.4 Product and Sum Term Representations on Karnaugh Maps 141
- 4.5 Using Karnaugh Maps to Obtain Minimal Expressions for Complete Boolean Functions 145
 - 4.5.1 Prime Implicants and Karnaugh Maps 145
 - 4.5.2 Essential Prime Implicants 150
 - 4.5.3 Minimal Sums 151
 - 4.5.4 Minimal Products 155
- 4.6 Minimal Expressions of Incomplete Boolean Functions 157
 - 4.6.1 Minimal Sums 158
 - 4.6.2 Minimal Products 159
- 4.7 Five-Variable and Six-Variable Karnaugh Maps 160
 - 4.7.1 Five-Variable Maps 160
 - 4.7.2 Six-Variable Maps 163

- 4.8 The Quine-McCluskey Method of Generating Prime Implicants and Prime Implicates 166
 - 4.8.1 Prime Implicants and the Quine-McCluskey Method 167
 - 4.8.2 Algorithm for Generating Prime Implicants 170
 - 4.8.3 Prime Implicates and the Quine-McCluskey Method 173
 - 4.9 Prime-Implicant/Prime-Implicate Tables and Irredundant Expressions 174
 - 4.9.1 Petrick's Method of Determining Irredundant Expressions 175
 - 4.9.2 Prime-Implicate Tables and Irredundant Conjunctive Normal Formulas 178
 - 4.10 Prime-Implicant/Prime-Implicate Table Reductions 178
 - 4.10.1 Essential Prime Implicants 179
 - 4.10.2 Column and Row Reductions 180
 - 4.10.3 A Prime-Implicant Selection Procedure 184
 - 4.11 Decimal Method for Obtaining Prime Implicants 184
 - 4.12 The Multiple-Output Simplification Problem 187
 - 4.12.1 Multiple-Output Prime Implicants 191
 - 4.13 Obtaining Multiple-Output Minimal Sums and Products 191
 - 4.13.1 Tagged Product Terms 192
 - 4.13.2 Generating the Multiple-Output Prime Implicants 193
 - 4.13.3 Multiple-Output Prime-Implicant Tables 195
 - 4.13.4 Minimal Sums Using Petrick's Method 196
 - 4.13.5 Minimal Sums Using Table Reduction Techniques 198
 - 4.13.6 Multiple-Output Minimal Products 201
 - 4.14 Variable-Entered Karnaugh Maps 202
 - 4.14.1 Constructing Variable-Entered Maps 203
 - 4.14.2 Reading Variable-Entered Maps for Minimal Sums 207
 - 4.14.3 Minimal Products 212
 - 4.14.4 Incompletely Specified Functions 213
 - 4.14.5 Maps Whose Entries Are Not Single-Variable Functions 218
- Problems 222
- Chapter 5**
- Logic Design with MSI Components and Programmable Logic Devices 230**
- 5.1 Binary Adders and Subtracters 231
 - 5.1.1 Binary Subtracters 233
 - 5.1.2 Carry Lookahead Adder 236
 - 5.1.3 Large High-Speed Adders Using the Carry Lookahead Principle 238
 - 5.2 Decimal Adders 242
 - 5.3 Comparators 246
 - 5.4 Decoders 248
 - 5.4.1 Logic Design Using Decoders 249
 - 5.4.2 Decoders with an Enable Input 256
 - 5.5 Encoders 260
 - 5.6 Multiplexers 262
 - 5.6.1 Logic Design with Multiplexers 266
 - 5.7 Programmable Logic Devices (PLDs) 276
 - 5.7.1 PLD Notation 279
 - 5.8 Programmable Read-Only Memories (PROMs) 279
 - 5.9 Programmable Logic Arrays (PLAs) 283
 - 5.10 Programmable Array Logic (PAL) Devices 292
 - Problems 294
- Chapter 6**
- Flip-Flops and Simple Flip-Flop Applications 301**
- 6.1 The Basic Bistable Element 302
 - 6.2 Latches 303
 - 6.2.1 The SR Latch 304
 - 6.2.2 An Application of the SR Latch: A Switch Debouncer 305
 - 6.2.3 The \overline{SR} Latch 307

- 6.2.4 The Gated *SR* Latch 308
- 6.2.5 The Gated *D* Latch 309
- 6.3 Timing Considerations 310
 - 6.3.1 Propagation Delays 310
 - 6.3.2 Minimum Pulse Width 312
 - 6.3.3 Setup and Hold Times 312
- 6.4 Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops) 313
 - 6.4.1 The Master-Slave *SR* Flip-Flop 314
 - 6.4.2 The Master-Slave *JK* Flip-Flop 317
 - 6.4.3 0's and 1's Catching 319
 - 6.4.4 Additional Types of Master-Slave Flip-Flops 320
- 6.5 Edge-Triggered Flip-Flops 321
 - 6.5.1 The Positive-Edge-Triggered *D* Flip-Flop 321
 - 6.5.2 Negative-Edge-Triggered *D* Flip-Flops 324
 - 6.5.3 Asynchronous Inputs 324
 - 6.5.4 Additional Types of Edge-Triggered Flip-Flops 326
 - 6.5.5 Master-Slave Flip-Flops with Data Lockout 328
- 6.6 Characteristic Equations 329
- 6.7 Registers 332
- 6.8 Counters 337
 - 6.8.1 Binary Ripple Counters 337
 - 6.8.2 Synchronous Binary Counters 340
 - 6.8.3 Counters Based on Shift Registers 345
- 6.9 Design of Synchronous Counters 347
 - 6.9.1 Design of a Synchronous Mod-6 Counter Using Clocked *JK* Flip-Flops 348
 - 6.9.2 Design of a Synchronous Mod-6 Counter Using Clocked *D*, *T*, or *SR* Flip-Flops 352
 - 6.9.3 Self-Correcting Counters 356
- Problems 358
- Chapter 7
- Synchronous Sequential Networks** 367
 - 7.1 Structure and Operation of Clocked Synchronous Sequential Networks 368
 - 7.2 Analysis of Clocked Synchronous Sequential Networks 371
 - 7.2.1 Excitation and Output Expressions 373
 - 7.2.2 Transition Equations 374
 - 7.2.3 Transition Tables 375
 - 7.2.4 Excitation Tables 377
 - 7.2.5 State Tables 379
 - 7.2.6 State Diagrams 380
 - 7.2.7 Network Terminal Behavior 382
 - 7.3 Modeling Clocked Synchronous Sequential Network Behavior 385
 - 7.3.1 The Serial Binary Adder as a Mealy Network 385
 - 7.3.2 The Serial Binary Adder as a Moore Network 388
 - 7.3.3 A Sequence Recognizer 390
 - 7.3.4 A 0110/1001 Sequence Recognizer 393
 - 7.3.5 A Final Example 396
 - 7.4 State Table Reduction 398
 - 7.4.1 Determining Equivalent Pairs of States 399
 - 7.4.2 Obtaining the Equivalence Classes of States 405
 - 7.4.3 Constructing the Minimal State Table 406
 - 7.4.4 The 0110/1001 Sequence Recognizer 410
 - 7.5 The State Assignment 415
 - 7.5.1 Some Simple Guidelines for Obtaining State Assignments 418
 - 7.5.2 Unused States 422
 - 7.6 Completing the Design of Clocked Synchronous Sequential Networks 424
 - 7.6.1 Realizations Using Programmable Logic Devices 432
 - Problems 436
- Chapter 8
- Algorithmic State Machines** 444
 - 8.1 The Algorithmic State Machine 444
 - 8.2 ASM Charts 447
 - 8.2.1 The State Box 448
 - 8.2.2 The Decision Box 449
 - 8.2.3 The Conditional Output Box 450

- 8.2.4 ASM Blocks 450
 - 8.2.5 ASM Charts 456
 - 8.2.6 Relationship between State Diagrams and ASM Charts 459
 - 8.3 Two Examples of Synchronous Sequential Network Design Using ASM Charts 461
 - 8.3.1 A Sequence Recognizer 461
 - 8.3.2 A Parallel (Unsigned) Binary Multiplier 463
 - 8.4 State Assignments 468
 - 8.5 ASM Tables 470
 - 8.5.1 ASM Transition Tables 470
 - 8.5.2 Assigned ASM Transition Tables 472
 - 8.5.3 Algebraic Representation of Assigned Transition Tables 475
 - 8.5.4 ASM Excitation Tables 477
 - 8.6 ASM Realizations 479
 - 8.6.1 Realizations Using Discrete Gates 479
 - 8.6.2 Realizations Using Multiplexers 484
 - 8.6.3 Realizations Using PLAs 487
 - 8.6.4 Realizations Using PROMs 490
 - 8.7 Asynchronous Inputs 491
 - Problems 493
- Chapter 9**
- Asynchronous Sequential Networks 505**
- 9.1 Structure and Operation of Asynchronous Sequential Networks 506
 - 9.2 Analysis of Asynchronous Sequential Networks 510
 - 9.2.1 The Excitation Table 512
 - 9.2.2 The Transition Table 514
 - 9.2.3 The State Table 516
 - 9.2.4 The Flow Table 517
 - 9.2.5 The Flow Diagram 519
 - 9.3 Races in Asynchronous Sequential Networks 520
 - 9.4 The Primitive Flow Table 522
 - 9.4.1 The Primitive Flow Table for Example 9.3 523
 - 9.4.2 The Primitive Flow Table for Example 9.4 526
 - 9.5 Reduction of Input-Restricted Flow Tables 529
 - 9.5.1 Determination of Compatible Pairs of States 530
 - 9.5.2 Determination of Maximal Compatibles 533
 - 9.5.3 Determination of Minimal Collections of Maximal Compatible Sets 535
 - 9.5.4 Constructing the Minimal-Row Flow Table 536
 - 9.6 A General Procedure to Flow Table Reduction 538
 - 9.6.1 Reducing the Number of Stable States 538
 - 9.6.2 Merging the Rows of a Primitive Flow Table 540
 - 9.6.3 The General Procedure Applied to Input-Restricted Primitive Flow Tables 543
 - 9.7 The State-Assignment Problem and the Transition Table 545
 - 9.7.1 The Transition Table for Example 9.3 546
 - 9.7.2 The Transition Table for Example 9.4 550
 - 9.7.3 The Need for Additional State Variables 551
 - 9.7.4 A Systematic State-Assignment Procedure 555
 - 9.8 Completing the Asynchronous Sequential Network Design 557
 - 9.9 Static and Dynamic Hazards in Combinational Networks 561
 - 9.9.1 Static Hazards 562
 - 9.9.2 Detecting Static Hazards 565
 - 9.9.3 Eliminating Static Hazards 568
 - 9.9.4 Dynamic Hazards 570
 - 9.9.5 Hazard-Free Combinational Logic Networks 571
 - 9.9.6 Hazards in Asynchronous Networks Involving Latches 571
 - 9.10 Essential Hazards 573
 - 9.10.1 Example of an Essential Hazard 574
 - 9.10.2 Detection of Essential Hazards 575
 - Problems 578

Appendix **A****Digital Circuits** 589

- A.1 The *pn* Junction Semiconductor Diode 590
 - A.1.1 Semiconductor Diode Behavior 590
 - A.1.2 Semiconductor Diode Models 592
- A.2 Diode Logic 593
 - A.2.1 The Diode And-Gate 594
 - A.2.2 The Diode Or-Gate 595
 - A.2.3 Negative Logic 596
- A.3 The Bipolar Junction Transistor 597
 - A.3.1 Simplified dc Transistor Operation 598
 - A.3.2 Normal Active Mode 600
 - A.3.3 Inverted Active Mode 602
 - A.3.4 Cutoff Mode 603
 - A.3.5 Saturation Mode 605
 - A.3.6 Silicon *npn* Transistor Characteristics 606
 - A.3.7 Summary 608
- A.4 The Transistor Inverter 608
 - A.4.1 Loading Effects 611
- A.5 Gate Performance Considerations 614
 - A.5.1 Noise Margins 614
 - A.5.2 Fan-Out 616
 - A.5.3 Speed of Operation and Propagation Delay Times 616
 - A.5.4 Power Dissipation 618
- A.6 Diode-Transistor Logic (DTL) 618
 - A.6.1 Loading Effects 620
 - A.6.2 Modified DTL 621
- A.7 Transistor-Transistor Logic (TTL) 622
 - A.7.1 Wired Logic 625
 - A.7.2 TTL with Totem-Pole Output 626
 - A.7.3 Three-State Output TTL 630
 - A.7.4 Schottky TTL 632
 - A.7.5 Concluding Remarks 634
- A.8 Emitter-Coupled Logic (ECL) 634
 - A.8.1 The Current Switch 635
 - A.8.2 The Emitter-Follower Level Restorers 638
 - A.8.3 The Reference Supply 639
 - A.8.4 Wired Logic 639

- A.9 The MOS Field-Effect Transistor 641
 - A.9.1 Operation of the *n*-Channel, Enhancement-Type MOSFET 641
 - A.9.2 The *n*-Channel, Depletion-Type MOSFET 645
 - A.9.3 The *p*-Channel MOSFETs 646
 - A.9.4 Circuit Symbols 646
 - A.9.5 The MOSFET as a Resistor 647
 - A.9.6 Concluding Remarks 648
 - A.10 NMOS and PMOS Logic 649
 - A.10.1 The NMOS Inverter (Not-Gate) 649
 - A.10.2 NMOS Nor-Gate 650
 - A.10.3 NMOS Nand-Gate 651
 - A.10.4 PMOS Logic 652
 - A.10.5 Performance 652
 - A.11 CMOS Logic 654
 - A.11.1 The CMOS Inverter (Not-Gate) 654
 - A.11.2 CMOS Nor-Gate 655
 - A.11.3 CMOS Nand-Gate 656
 - A.11.4 Performance 657
- Problems 657

Appendix **B****Tutorials** 665

- B.1 A Gentle Introduction to Altera MAX+plus II 10.1 Student Edition 665
- B.2 A Gentle Introduction to LogicWorksTM4 678

Bibliography 684**Index** 687**Additional Resources**

1. CD-ROM with Altera MAX+plus II and Multisim 2001 (included with book)
2. Website at <http://www.mhhe.com/givone> that includes labs for both Altera MAX+plus II and LogicWorksTM4